15–16 Oct 2024
School of Sciences, JAIN (Deemed-to-be University), JC ROad, Bengaluru-560027
Asia/Colombo timezone
Deadline for Abstract Submission: 11:59 pm IST, 10th September 2024.

This is a sandbox server intended for trying out Indico. It should not be used for real events and any events on this instance may be deleted without notice.

Optimizing Performance in GaN HEMTs Through Doping, Layer Thickness, and Polarization

Not scheduled
20m
School of Sciences, JAIN (Deemed-to-be University), JC ROad, Bengaluru-560027

School of Sciences, JAIN (Deemed-to-be University), JC ROad, Bengaluru-560027

Jain University School Of Sciences, JC Road, 34, 1st Cross Rd, Near Ravindra Kalakshetra, Bengaluru, Karnataka 560027
Poster Innovation and Technology for Sustainability

Speaker

Ankita Joshi (Jain University)

Description

GaN High Electron Mobility Transistors (HEMTs) are essential for high-power and high-frequency applications due to their superior performance characteristics. Understanding the effects of doping concentration, buffer layer thickness, and polarization is crucial for optimizing these devices. This study explores the impact of doping concentration, buffer layer thickness, and polarization effects on the performance of GaN High Electron Mobility Transistors (HEMTs) with p-gate structures using TCAD software Silvaco. It has been found that variations in doping concentration in the AlGaN buffer layer significantly influence the 2DEG density and device characteristics, with moderate doping levels (1E17 cm-3) providing optimal performance. The thickness of the AlGaN layer affects piezoelectric polarization and 2DEG confinement, enhancing device performance up to a point before introducing potential issues. Spontaneous and piezoelectric polarization effects improve input characteristics as their values increase, though the combined effect must be carefully managed. Temperature variations impact device performance by altering polarization fields and 2DEG density, with higher temperatures leading to increased gate leakage and reduced transconductance. Optimizing these parameters is crucial for achieving balanced device performance.

Primary author

Ankita Joshi (Jain University)

Co-authors

Dinesh Kumar Sharma (JAIN UNIVERSITY) Mr Mohammedasif Rahamathulla (Jain (Deemed-to-be University), Bengaluru) Rijin NT (Jain University)

Presentation materials

There are no materials yet.